This paper proposes a new circuit configuration and a new control method for a single-phase-to-three-phase power converter with power decoupling function. The proposed converter does not require a large inductor and large smoothing capacitors in the DC link part. Such converters conventionally require large smoothing capacitors to absorb the power ripple with twice the power supply frequency. The proposed topology is constructed based on an indirect matrix converter with an active buffer to decouple the power ripple. The buffering energy is provided by the capacitor voltage variation rather than its capacitance. In addition, the transfer ratio between the input and output voltages is obtained to be 0.707 due to the connected charge circuit. The fundamental operations of the proposed converter are investigated by simulation and experiment. The experimental results reveal that the input and output current THD are 3.54 and 4.91%, respectively. An input power factor of over 99% is achieved. In addition, a maximum efficiency of 94.6% is obtained for a prototype circuit of 1 kW.
Introduction
Single-phase-to-three-phase power converters achieve energy savings for home motor appliances. One of the most significant problems of single-to-three-phase converters is the power ripple generated with a twice the power supply frequency.
A conventional converter consists of a diode rectifier, a three-phase inverter, and a large energy buffer (such as an electrolytic capacitor). A power factor correction (PFC) rectifier is also required to suppress the input current harmonics (1) - (4) . Many three-phase inverters with a single-phase PFC have been proposed. However, almost all of them require a large boost inductor and a large energy buffer (such as an electrolytic capacitor). In addition, almost all PFC circuits employ additional switching devices or diodes in the main circuit in series, which cause substantial power loss.
On the other hand, several strategies have been proposed for compensating the power ripple in the DC link part, including DC active filters and power decoupling methods (5) - (8) . These topologies can reduce the capacitance of the DC link capacitor by storing the power ripple in a sub-capacitor with an additional circuit. However, this additional circuit requires more switches and a large inductor. Consequently, this additional circuit increases the total power consumption.
AC-AC direct converters, such as matrix converters, have also been investigated. AC-AC direct converters are smaller in size and have longer lifetimes since they do not require a large energy buffer. Several matrix converters have been proposed for single-phase-to-three-phase conversion. For a) Correspondence to: Jun-ichi Itoh. E-mail: itoh@vos.nagaokaut.
ac.jp * Nagaoka University of Technology 1603-1, Kamitomioka-machi, Nagaoka 940-2188, Japan example, in one such converter, the power ripple is absorbed by the inertia moment of a motor (9) . This method does not require additional components to those of conventional converter; however, it has limited applications because a large torque ripple is generated in the motor. In another approach, a single-phase power supply and an energy capacitor are connected to the input side of a three-phase matrix converter (10) . However, this method increases the number of switching devices to 18.
A single-phase-to-three-phase power converter using an active buffer has been proposed (11) . This converter is based on the concept of an indirect matrix converter coupled to an active buffer to decouple the power ripple. The size of the converter can be reduced because it does not require a large smoothing capacitor in the DC link part and a boost inductor. However, the voltage transfer ratio between the input and output voltages is less than 0.5 because a load inductance is used to charge the buffer capacitor. This low voltage transfer ratio limits its applications. In addition, the low output voltage increases the power loss because increased current flows in the circuit and the load when the same power is output. This paper proposes a new circuit configuration that employs an active buffer, which has a charge circuit in the DC link part with the active buffer circuit. Although the proposed circuit has two switches, the voltage transfer ratio between the input and output voltages is improved to 0.707 by using a charge circuit. This additional charge circuit is small because it has a small boost inductor. Consequently, the proposed circuit has the advantages of the active buffer circuit. This paper is organized as follows. First, the principle of the proposed converter is described. Second, the design of the buffer capacitor and the boost inductor are discussed. The fundamental operation and validity of the proposed method are then confirmed by simulation and experiment, which demonstrate c 2012 The Institute of Electrical Engineers of Japan.
that the input/output currents have good waveforms.
Circuit Topology

Conventional Circuits
Figure 1(a) shows a conventional single-phase-to-three-phase power converter circuit. Since this circuit consists of a single-phase diode bridge rectifier and a three-phase inverter, it has a very simple circuit topology and consequently it has very high circuit efficiency. However, many harmonic components are generated in the input current. Therefore, this circuit cannot satisfy the international standard regarding harmonic currents (e.g., IEC 61000-3-2) without a DC inductor or any related devices. Figure 1 (b) shows a conventional single-phase-to-threephase power converter circuit with a PFC circuit. In order to suppress harmonic currents, a boost chopper circuit is added to the DC link in Figure 1(a) . This circuit can produce a sinusoidal input current because the boost chopper employs a current regulator to control the input current. However, this converter requires a large boost inductor and another switching device, which cause substantial power loss. In addition, conventional converters require a large smoothing capacitor to absorb the power ripple with twice the power supply frequency. Figure 2 shows a previously proposed single-phase-to-three-phase power converter with an active buffer circuit (11) . The converter is based on an indirect matrix converter topology in which the rectifier is operated as a current source rectifier and the inverter stage is operated as a voltage source inverter. An active buffer circuit consisting of a small capacitor and a switch is inserted in the DC link to decouple the power ripple with twice the power supply frequency. In this converter, low cost diode rectifier can be used as the AC-DC stage converter because most home appliances do not require a regeneration mode from the output power. In addition, zero-current switching of the active buffer switch and diodes in the rectifier is achieved during the zero-voltage vector period of the inverter. Consequently, there is no switching loss at the buffer switch and no recovery loss at the diode rectifier. The active buffer is also used as a snubber circuit for protection in the proposed converter. However, the voltage transfer ratio between the input and output voltages is less than 0.5 because a load inductance is used to charge the buffer capacitor. Figure 3 shows the circuit configuration of the converter proposed in the present study. This proposed converter has the aforementioned advantages. In addition, the voltage transfer ratio between the input and output voltages is increased to 0.707 due to the charge circuit. The charge circuit is connected to the DC link in parallel with the active buffer circuit. The charge circuit is similar to a boost chopper circuit. However, it is smaller than the boost chopper in the conventional converter shown in Figure 1(b) . This is because the amount of current flowing into the boost inductor is a quarter that in the conventional converter shown in Figure 1(b) (the design of the boost inductor is described in detail in section 4.2). In the proposed control method, half of the input power is supplied directly to the inverter. Moreover, the charge circuit and the active buffer (discharge circuit) alternately operate at a quarter cycle of the input voltage. Therefore, the proposed circuit will have a higher efficiency than Figure 4 depicts the principle of power ripple compensation. When both the input voltage v in and the input current i in have sinusoidal waveforms, the instantaneous input powerp in is expressed by
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where V IN p is the peak input voltage, I IN p is the peak input current, and ω is the input angular frequency. From (1), a power ripple with twice the input frequency appears in the DC link part. In order to absorb this power ripple, a buffer circuit instantaneous power p bu f is required, which is given by where the polarity of p bu f is defined as positive when the buffer capacitor discharges. The mean power of the capacitor is zero because the buffer capacitor absorbs only the power ripple. Consequently, the instantaneous output three-phase power p out will be constant: Figure 5 shows the equivalent circuit of the proposed converter. The input voltage v in and the rectifier are replaced by an absolute rectifier voltage v rec and a diode. A three-phase motor and an inverter are replaced by a continuous DC current I dc and a switch S Z , which is controlled by the zero-vector of the inverter. The on state of S Z is defined as the condition in which S Z is connected to the upper side. The currents and voltages shown in the equivalent circuit are defined as their average values during a carrier cycle. In addition, the capacitor voltage v c must be higher than v rec . Therefore, current does not flow from the rectifier to the capacitor through the switch S C . In addition, the converter loss, including passive components, can be neglected.
Control Approach
The proposed converter is able to separate the discharge and charge periods because the switches S C and S L do not operate simultaneously.
The charge circuit does not operate during the discharge period (for which the polarity of p bu f is positive), as shown in Figure 5 (a). The rectifier current i rec , the capacitor current i c , and inverter circulation current i z are controlled by switches S C and S Z , respectively. When S C is turned on, i c becomes I dc . On the other hand, i z becomes I dc when S Z is turned on. i rec becomes I dc when both S C and S Z are turned off. In addition, these currents (i rec , i c , and i z ) are constrained by the continuous current I dc as follows:
Consequently, each current can be expressed by
where d c and d z are the on-duty ratios of switches S C and S Z , rewpectively.
In order to obtain a sinusoidal input current, i rec is constrained by (6) . On the other hand, i c should be controlled by (7), which is obtained from (2) , to compensate the power ripple.
Therefore, the duty ratios can be obtained by
In contrast during the charge period (during which the polarity of p bu f is negative), the active buffer (discharge circuit) does not operate (d c = zero), as shown Figure 5 (b). In this period, i rec , i z and the inductor current i l are controlled by the switches S Z and S L . i rec , i l and i z are constrained by the continuous current I dc as follows:
Therefore, each current can be expressed by
The control method of the charge circuit is based on the discontinuous mode of the inductor current. In this case, from the Ref. (15) , the relationship between the i l and the duty ratio of switch S L d l can be expressed by
where L b is the inductance of the charge circuit inductor and T sw is the carrier period. To obtain a sinusoidal input current, i rec is constrained by (6) . On the other hand, the input side power for the inverter corresponds to p out , which is constant. Therefore, i rec − i l is controlled by
Thus, the duty ratios are given by (14) and (15), which are obtained from (6) , (11), (12) , and (13) .
We now consider the ratio between I IN p and I dc . When the power ripple is completely compensated, the input side power of the inverter is expressed by
This expression shows that the ratio between I IN p and I dc should be kept constant. This is because the DC voltage V dc and the input peak voltage V IN p are stationary. When operation transitions from the charge period to the discharge period, the instantaneous power of the buffer circuit (as shown (2)) becomes zero. Consequently, the phase angle of the input voltage becomes π/4 and d c becomes zero. In addition, d z should be zero to maximize the modulation index. Therefore, from (9), the ratio between I IN p and I dc is expressed by
Finally, these duty ratios are given by
The peak input current I IN p is required to calculate d l . Section 3.4 describes the method for estimating I IN p .
Maximum Output Voltage of Proposed Converter
The DC voltage V dc of the equivalent circuit is expressed by (19), which is obtained from (16) and (17) . The peak output line to the line voltage V UV p is the same as V dc . Therefore, a voltage transfer ratio between the input and output voltages of 0.707 is obtained by (20) . Therefore, the maximum output voltage is 0.707 times the input voltage.
Method for Estimating the Peak Input Current
The peak input current I IN p is necessary required to calculate d l using (18). However, it is difficult to determine I IN p due to the load change. Therefore, this paper proposes a method for estimating the peak input current by using the voltage fluctuation of the buffer capacitor voltage. The electric storage energy required to compensate the power ripple W C is given by (21), which is obtained from (2), because W C equals the electric charge power of the capacitor.
Moreover, W C in the capacitor is required from the relations between the electric power and the capacitor voltage by
where V Cmax and V Cmin are respectively the maximum and minimum voltages of the buffer capacitor. V Cmax and V Cmin can be detected from the voltage sensor. Therefore, I IN p is calculated using (23), which is obtained from (21) and (22).
This expression indicates that this method does not require a current sensor because I IN p can be calculated by the buffer capacitor voltage v c from a voltage sensor.
Pulse Generation Method by Space Vector Modulation
In order to implement the inverter vector command v * , two approximate vectors V 1 and V 2 are required, and the duty ratios of these vectors are calculated using the projections of the vector commands on the α axis (v α ) and the β axis (v β ) as follows.
where T 1 , T 2 , and T z are the output duty ratios of V 1 vector, V 2 vector, and the zero vector of the inverter, respectively. Therefore, the duty ratios T 1 , T 2 , and T z can be obtained by 
Finally, the output duty ratios of each switch are given by (26), which is obtained from (18) and (25).
To reduce the number of the switching times, all zero vectors expressed by a single vector. Figure 6 shows the inverter carrier, duties and the switching patterns of the proposed method. During the charge period (Figure 6(a) ), d c is zero. Therefore, S C does not turn on and the inverter outputs three vectors: V 1rec and V 2rec vectors from the input voltage vectors and the zero vector. In order to charge the buffer capacitor, S L is operated. S L is turned on by zero current switching sine the inductor current is discontinuous. On the other hand, in the discharge period (Figures 6(b) and 6(c) ), the voltage vector outputs the capacitor voltage vector. That is, the inverter outputs five vectors: V 1rec and V 2rec from the input voltage vectors, V 1c and V 2c from the capacitor voltage vectors and the zero vector. We can choose two switching patterns in the discharge period. In the soft-switching method ( Figure 6(b) ), S C is turned on or off while the inverter outputs a zero-voltage vector. Therefore, zero-current switching of S C and diodes in the rectifier is achieved. However, the switching frequency of the inverter is increased. In the hard-switching method (Figure 6(c) ), the voltage error of the inverter for the dead time is small because the switching frequency of the inverter is the same as the charge period. Figure 7 shows a control block diagram of the proposed converter. The duty ratio commands are calculated from the input voltage v in , the input phase θ, which is calculated from the phase-locked loop (PLL), and the buffer capacitor voltage v c . The peak input current I IN p is calculated using (23) from the command of the maximum capacitor voltage V Cmax * and the minimum capacitor voltage V Cmin detected by the voltage sensor. The gate pulses are given by comparing between the duty command and the triangle carrier, as shown in Figure 6 .
Design Method of Circuit Parameters
Buffer Capacitor Value
The electric storage energy for compensating the power ripple W C is obtained using (21) and (22). Therefore, the required capacitance of the buffer capacitor is given by:
Accordingly, the required capacitance can be determined from the output power, the input angular frequency, and the fluctuation capacitor voltage. Figure 8 shows the relations among the required electric energy or required capacitance of the capacitor and the output power when the input frequency is 50 Hz. In this condition, to compensate the power ripple for a rated output power of 1 kW, the required electric storage energy W C is 3.18 J. The minimum voltage of the buffer capacitor V Cmin is limited by the peak input voltage. Thus, when the input voltage The minimum required capacitance is approximately 100 μF. Therefore, a film capacitor or a laminated ceramic capacitor with a small capacity can be used instead of an electrolytic capacitor.
Inductance Value in the Charge Circuit
This section discusses the design of the charge circuit inductor. To simplify the derivation, we design the inductor based on the peak input voltage. At an input phase of π/2, the peak input voltage is V IN p and the capacitor voltage is assumed to be the average value V C0 .
First, we discuss the ripple of the inductor current. The inductor current ripple ΔI L is obtained from
where Δt on is the turned-on time of switch S L and V L is the applied voltage of the inductor. At the peak input voltage, V L equals V IN p when the switch is turned-on. In contrast, when the switch is turned off, V L equals to V C0 − V IN p . Therefore, the turned on time Δt on is given by
From (29) and (30), the required inductance of the inductor L b is given by
In order to normalize ΔI L , the current ripple ratio K rl is defined as
where I L is the peak inductor current i l , which is the average value of one carrier cycle. Therefore, (31) can be rewritten as 
The required inductance L b is dominant at the inductor current in the maximum condition I L and the ratio of the inductor current ripple K rl . The inductor current is continuous (continuous current mode: CCM) when the ratio of the inductor current ripple K rl is between 0 and 1. In contrast, the inductor current becomes discontinuous (discontinuous current mode: DCM) when the ratio of the inductor current ripple K rl exceeds 1. For these two cased, the peak inductor currents with switching ripple I L peak are given by
The latter expression shows that, I L peak in DCM will be over twice I L . The peak current increases with decreasing inductance. It is thus necessary to consider the current capacity of the switching device. Table 1 lists the inductor parameters of the proposed circuit and conventional circuit (b). When designing a circuit with stable current control, we assumed that the ripple ratio of the inductor current K rl is less than 0.1 p.u. in CCM operation in the conventional circuit. The parameter K rl for the DCM in the conventional and proposed circuits was set to 1.1 p.u. to ensure DCM operation. Table 1 reveals that, the I L of the proposed circuit is half that of conventional converters. The inductor size is approximately proportional to L b times the square of I L peak (from Refs. (16) and (17)). Therefore, a smaller inductor can be used for the proposed circuit than for the conventional circuit.
Simulation Results
The operation of the proposed converter is demonstrated by simulation. Table 2 shows the simulation parameters used. In this simulation, a 100 μF capacitor was used to given an output power of 1 kW. In this case, the capacitor voltage was controlled between approximately 300 and 400 V. This simulation was implemented without dead time or an input filter. Figure 9 shows the simulation results obtained for the proposed control method. The input current i in and the output voltage v uv (LPF) (Figure 9 (a)) were observed using a lowpass filter (LPF) with a cut-off frequency of 1 kHz to confirm the low frequency distortion of the waveforms. The output load was reduced from 100 to 20% after 40 ms and it was increased from 20 to 75% and after 110 ms. In each case, the output voltage had an undistorted sinusoidal waveform. In addition, the input current was a sinusoidal waveform with half the period of the input voltage. Moreover, the maximum capacitor voltage was controlled to be 400 V. Figure 9(b) shows that the active buffer circuit and the charge circuit were controlled in alternate quarter cycles of the input voltage.
Experimental Results
In order to demonstrate the validity of the proposed system, a prototype circuit of 1 kW was tested. The experimental conditions were the same as those of the simulation (see Table 2 ). An inductance of 0.25 mH and a maximum current of 20 A were used because they were suitable values for the equipment in our laboratory. There is a trade-off relationship between the volume and the efficiency of the inductor. In the experiments, the hard-switching method was used to control switch S C . The inverter dead time was set to 3 μs. Figure 10 (a) shows the input and capacitor waveforms of the proposed method. It shows that undistorted sinusoidal waveforms were obtained for the input current. In addition, the proposed strategy controlled the capacitor voltage was controlled between 400 V and 300 V at twice the input voltage frequency. Figure 10 (b) shows the output current and voltage waveforms. The output voltage v uv (LPF) was observed using a LPF with a cut-off frequency of 1.5 kHz. The output voltage and current had sinusoidal waveforms. In addition, the peak voltage was obtained approximately 200 V, which is the same as the value calculated using (19). That is, the voltage transfer ratio between the input and output voltages is about 0.707. Figure 11 shows the transient response of the proposed circuit. The output load was changed from 100 to 20% or from 20 to 100%. In the experimental results, the input current had a sinusoidal waveform. In addition, the maximum capacitor voltage was controlled to be 400 V. Moreover, undistorted sinusoidal waveforms were obtained for the output voltage, just as for the simulation results. Figure 12 shows the total harmonic distortions (THDs) of the input and output currents. The minimum input and output current THDs are 3.54 and 4.91%, respectively. The THD was calculated using harmonic components below 1 kHz. The input current harmonics in the proposed circuit is much lower than that of the standard IEC 61000-3-2. Figure 13 shows the efficiency and input power factor as functions of the output power of the proposed circuit. As the results, an input power factor of over 99% and a high efficiency of 94.6% were obtained. The power factor is low in Fig. 13 . Efficiency and input power factor the light load region because the lead current initially flows to the capacitor of the input filter.
Conclusion
This paper proposes a circuit configuration and a control method for a single-phase-to-three-phase power converter with an active buffer added to a charge circuit for decoupling the power between the input and output sides. The proposed circuit increased the voltage transfer ratio to 0.707. The validity of the proposed control strategy was confirmed by simulation and experiment. Power ripple with twice the power supply frequency was adequately suppressed using a buffer capacitor of only 100 μF at 1 kW. The input and output current THDs were less than 4% and a power factor of unity was obtained. In addition, an efficiency of over 94% was obtained by prototype in most cases.
